

*Fig. 1*




Fig. 2

FIG. 2




Fig. 3A

FIG. 3B





Fig. 3B



*Fig. 3C*




Fig. 3D




Fig. 4A




Fig. 4B

FIG. 4B



ENTITY FXUCHK IS

```

    PORT(  S_IN      :    IN std_ulogic;
           Q_IN      :    IN std_ulogic;
           R_IN      :    IN std_ulogic;
           clock      :    IN std_ulogic;
           fails      :    OUT std_ulogic_vector(0 to 1);
           counts     :    OUT std_ulogic_vector(0 to 2);
           harvests   :    OUT std_ulogic_vector(0 to 1);
    );

```

4 5 0

```

4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

```

```

4 5 3 { --!! Inputs
      --!! S_IN      =>    B.C.S;
      --!! Q_IN      =>    A.Q;
      --!! R_IN      =>    R;
      --!! CLOCK     =>    clock;
      --!! End Inputs

```

```

4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;

```

```

4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;

```

```

4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;

```

```

4 5 7 { --!! End;

```

4 5 1

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

*Fig. 4C*

10/33




Fig. 4D

FIG. 4E




Fig. 4E




Fig. 5A




Fig. 5B

FIG. 5B

FIG. 6A




Fig. 6A




Fig. 6B




Fig. 7







Fig. 8A  
Prior Art



*Fig. 8B*  
*Prior Art*

ENTITY FSM IS

PORT(  
     ....ports for entity fsm....  
 );

ARCHITECTURE FSM OF FSM IS

BEGIN

    ... HDL code for FSM and rest of the entity ...

    fsm\_state(0 to 2) <= ... Signal 801 ...




8 5 3	{	--!! Embedded FSM : examplefsm;	}	8 5 2	}	8 6 0
8 5 9	{	--!! clock : (fsm_clock);				
8 5 4	{	--!! state_vector : (fsm_state(0 to 2));				
8 5 5	{	--!! states : (S0, S1, S2, S3, S4);				
8 5 6	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2,				
8 5 7	{	--!! (S1 => S2, S1 => S3, S2 => S2,				
	{	--!! (S2 => S3, S3 => S4, S4 => S0);				
8 5 8	{	--!! End FSM;				

END;

*Fig. 8C*

entity FSM : FSM

850



\$examplefsm : \$examplefsm

902





Fig. 9

TOP:TOP

Fig. 10A



09/03/2009 04:09:01

FIG. 10A




Fig. 10B




Fig. 10C





Fig. 10D

Fig. 11A



--!! Inputs  
--!! event\_1108\_in <= C.[B2.count.event\_1108];  
--!! event\_1124\_in <= A.B.[B1.count.event\_1124];  
--!! End Inputs

1163 } 1165 } 1161 }  
1164 } 1166 } 1162 }

*Fig. 11B*


--!! Inputs  
--!! event\_1108\_in <= C.[count.event\_1108];  
--!! event\_1124\_in <= B.[count.event\_1124];  
--!! End Inputs

1171 }  
1172 }

*Fig. 11C*



Fig. 12A




```

ENTITY X IS
    PORT(
        :
        :
        :
    );

    ARCHITECTURE example of X IS
        BEGIN
            .
            .
            .
            .
            ... HDL code for X ...
            .
            .
            .
            .
            .
        END;
    END;

```



*Fig. 13A*




Fig. 13B

```

ENTITY OVR IS
    PORT(
        R_IN      : IN std_ulogic_vector(0 .. 4);
        .
        .
        .
        ... other ports as required ...
        .
        .
        R_OV      : OUT std_ulogic_vector(0 .. 4);
        RT        : OUT std_ulogic
    );

--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
--!! :
--!! ... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS

BEGIN
    ... HDL code for entity body section ...

END;

```

Diagram annotations (brackets and labels):

- 1364: Bracket for the first port declaration (`R_IN`).
- 1362: Bracket for the output declarations (`R_OV` and `RT`).
- 1363: Bracket for the output declarations (`R_OV` and `RT`).
- 1360: Bracket for the input declaration (`R_IN`).
- 1361: Bracket for the output declaration (`R_OV`).
- 1356: Bracket for the output declaration (`R_OV`).
- 1351: Bracket for the output declaration (`R_OV`).
- 1358: Bracket for the HDL code for entity body section.
- 1340: Bracket for the entire entity definition.

*Fig. 13C*

```
PORT(      :
          :
          :
          );
```

**BEGIN**

$$R \leq \dots$$

```

1380 {
    --!! R_IN <= {R};
    --!!
    --!!
    --!! R_OV(0 to 4) <= .....;
    --!! RT <= .....;
    --!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
}

```

*Fig. 13D*

Fig. 14A





Fig. 14B





```

ENTITY DET IS
    PORT(
        A      : IN std_ulogic;
        B      : IN std_ulogic_vector(0 to 5);
        C      : IN std_ulogic;
        D      : IN std_ulogic;
        :      :
        :      :
        event_x : OUT std_ulogic_vector(0 to 2);
        x_here  : OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  => A;
    --!! B  => P.Q.B;
    --!! C  => P.C;
    --!! D  => D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;

```

1491 {

1493 {

1495 {

1494 {

1480 {

1492 {

*Fig. 14C*